Heterogeneous integration of III-V semiconductors with silicon complementary metal-oxide-semiconductor (CMOS) platforms could enable high performance electronics, optoelectronics, and photonics, for radar communications and spacebased detection systems. [1] [2] [3] Coupling the excellent electronic and optical properties of compound semiconductors like GaAs, 4, 5 with the component density of Si VLSI technology would yield cheap, lightweight, and scalable multi-functional integrated circuitries. Integration of GaAs devices with Si CMOS requires defect-free epitaxial growth with uniform size, spatial distribution, and doping profiles. However, significant mismatch exists between the lattice constants, thermal expansion coefficients, and structural polarities of Si and GaAs. 6, 7 These differences mean that heteroepitaxial GaAs on Si typically contains high defect densities, compromising any performance gain. Researchers have tried numerous approaches to reduce defect density in GaAs/Si films, including graded buffers, strained layer superlattices, thermal cycle annealing, migration-enhanced epitaxy, and two-step growth. [8] [9] [10] [11] [12] [13] [14] [15] [16] Despite reducing defect densities, these methods are often complex and time-consuming, while thick buffers are unsuitable for Si CMOS integration. Moreover, many approaches involve Si(111) substrates, whereas growth on Si(001) is required for CMOS compatibility.
Aspect ratio trapping (ART) is an alternative approach that enables selective-area growth (SAG) of latticemismatched materials inside high aspect ratio (>1), submicron openings patterned in a dielectric mask. [17] [18] [19] [20] [21] [22] Dislocations originating at the heterointerface terminate at the dielectric sidewalls, resulting in defect-free growth above the defect-trapping region. By eliminating the need for a thick buffer, ART also mitigates thermal stress and cracking.
Most previous reports of GaAs/Si(001) using SAG-ART focused on metalorganic chemical vapor deposition (MOCVD) and chemical beam epitaxy. 23 Large differences in pyrolysis of the chemical precursors between the mask and bare substrate enhance growth selectivity. An example is template-assisted selective epitaxy, where MOCVD is used to grow III-V/Si(001) nanowires. 24 However, much research into MOCVD-SAG has focused on trenches where defects still propagate along the channel. [25] [26] [27] [28] [29] [30] [31] In ART, nanoscale openings prevent lateral defect propagation, but few studies measured the GaAs/Si(001) electrical properties, and none looked specifically at the electrical behavior of the heterointerface. 24, 30 There are instances where growth by molecular beam epitaxy (MBE) rather than MOCVD may be preferred, for example, where ultrahigh material purity, or monolayer-level control over interface abruptness and layer thickness is essential. However, MBE is a physical deposition technique meaning that unless growth conditions are precisely controlled, Ga adatoms are equally likely to stick to the dielectric mask as to the Si. As a result, obtaining complete selectivity in MBEbased GaAs SAG is challenging. 32, 33 MBE-based GaAs/Si SAG requires that: (1) migration length on the dielectric mask must be sufficiently large for Ga adatoms to reach the nearest hole (Figure 1(a) ); (2) Ga adatom sticking coefficient must be lower on the dielectric than Si (Figure 1(b) ).
Because of lower surface/interface energies, MBE-based SAG research has often focused on Si(111) substrates. [34] [35] [36] [37] [38] However, it is Si(001) that underpins the semiconductor industry, so GaAs integration on this surface is arguably more important. GaAs/Si(001) SAG research has typically been limited to masks with micron-sized patterns [39] [40] [41] [42] and Auassisted nanowire synthesis. 34 Only two reports demonstrate MBE SAG-ART of GaAs/Si(001) nanostubs but analysis of the GaAs/Si heterointerface is still needed to gauge its suitability for future devices. 43, 44 To obtain high quality GaAs/Si(001) by MBE, we must understand this interface by investigating the initial stages of growth, and resulting crystal structure, as a function of growth conditions. In summary, a pressing need exists for a detailed study of nanoscale GaAs/ Si(001) integration by MBE-based SAG-ART.
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In this letter, we demonstrate MBE-based ART of zincblende n þ -GaAs/Si(001) nanostubs with diameters <100 nm, and complete selectivity. We detail how MBE growth parameters affect GaAs/Si(001) SAG, particularly close to the heterointerface, and the origins of defect formation. Initial electrical performance data for n þ -GaAs/Si(001) p-n junctions suggests their promise for future devices based on heterogeneous integration.
We created dielectric masks by thermally growing 60 nm SiO 2 onto 1 cm 2 p-Si(001) substrates. Using e-beam lithography and RIE (Figure 1 Since we are particularly interested in nucleation and initial growth, we designed our nanoholes with an aspect ratio of 1.2 to simplify the microscopy. It is our intention in future work to focus on the aspect ratios >1.4 that can fully filter {111}-oriented stacking faults (SFs) above the defect-trapping region. After standard solution-based cleaning, we heated substrates to >800 C in vacuo to remove any oxide formed during loading. This step was crucial for achieving complete SAG. We initiated SAG by cycling short depositions of n þ -GaAs with growth interruptions under As 2 . This migration-enhanced approach gives Ga adatoms on the mask time to reach the nanoholes, and promotes desorption of residual Ga from the mask for complete selectivity (Figure 1(g) ).
We studied nanostub structure and crystal quality using field-emission scanning electron microscopy (FESEM) and cross-sectional transmission electron microscopy (XTEM). We characterized the electrical response of the heterointerface via I-V measurements of a p þ -Si/n þ -GaAs diode. We grew GaAs/Si nanostubs at substrate temperature (T SUB ) ¼ 570-630 C to find the optimum for highly selective growth (Figures 2(a)-2(c) ). During this T SUB variation study, the V/III beam equivalent pressure (BEP) ratio was $20 and GaAs growth rate was $120 nm/h. At 570 C, there was no growth selectivity (Figure 2(a) ). Highly defective, polycrystalline GaAs grew both on the mask and in the nanoholes. 45 Increasing T SUB to 590 C (Figure 2 (b)) resulted in complete selectivity without parasitic growth on the mask. The single-crystal nanostubs have four top facets, consistent with (001)-oriented zinc-blende GaAs, and are 120-140 nm tall. Figure 2 (b) shows some non-uniformity in nanostub shape and size, and $10% of the nanoholes are empty. These effects were due to incomplete pre-growth substrate cleaning. GaAs growth was inhibited in nanoholes where native oxide was not fully removed. As discussed below, by correcting this issue we achieved uniform nanostub growth in 100% of nanoholes (Figures 2(d) and 2(e) ).
At T SUB ¼ 630 C (Figure 2(c) ), only 2% of nanoholes contained GaAs nanostubs. Increased adatom desorption from the SiO 2 mask at higher T SUB means Ga adatoms have less time to reach the nearest nanohole. 46, 47 Using the optimized T SUB of 590 C, we varied V/III BEP ratio and GaAs growth rate. Reducing V/III ratio to $10 for a growth rate of $120 nm/h resulted in 83% nanohole filling. Lower V/III ratio means Ga adatoms inside a nanohole are less likely to encounter As adatoms, resulting in GaAs nanostubs with lower crystal quality (evidenced by the absence of top four facets) than those grown at higher V/III ratio. Although lower growth rate could compensate for this by increasing Ga migration length, reducing growth rate to $70 nm/h (V/III ratio $20) led to 3% filling of nanoholes. This implies that under these conditions, Ga desorption occurs before GaAs formation. Therefore, our initial optimized MBE conditions for GaAs/Si SAG were: T SUB ¼ 590 C; V/III BEP ratio ¼ 20; and growth rate ¼ 120 nm/h.
We studied nanostub nucleation under these conditions; 15 min GaAs deposition resulted in Volmer-Weber island nucleation at nanohole edges (Figure 2(d) ). As growth proceeded, the GaAs islands increased in size, until after 30 min, uniform single-crystal GaAs nanostubs with clear top and sidewall facets had formed (Figure 2(e) ). Longer deposition times led to 100% filling of the nanoholes, with complete selectivity.
GaAs nanostub morphology and coverage was independent of nanohole diameter, hole-to-hole distance and geometry over the ranges we studied: 50-200 nm and 100-1000 nm, respectively, and square/hexagonal arrays (Figures 1(d)-1(f) ).
The black dashed box in Figure 3 summarizes the MBE growth window for SAG of GaAs/Si nanostubs. Red and blue dots outside this box indicate conditions resulting in a lack of selectivity due to incomplete nanohole filling and polycrystal formation, respectively. We fine-tuned T SUB within this window between 590 and 620 C, at $120 nm/h growth rate, raising V/III ratio to compensate for increased As desorption at higher temperature.
We extracted TEM samples containing a single row of nanostubs, with a zone axis of [110] . Uniform GaAs/Si nanostubs, with clear top/side facets and stacking faults (SFs) at the base, grow across the whole array of nanoholes at 590 C (Figure 3(a) ). GaAs/Si nanostubs grown at T SUB ¼ 605-620 C were identical to those grown at 590 C (Figures 3(b) and 3(c) ), confirming that increased V/III ratio maintains GaAs stoichiometry and crystal quality. FFT analysis of the GaAs/Si heterointerface (area (d) in Figure 4 (b)) reveals streaking in the [À111] direction, consistent with SFs aligned along the preferred {111} plane. 26, 28 HRTEM images of nanostubs from various locations on the samples consistently showed SFs that begin either at the GaAs/ Si or GaAs/SiO 2 sidewall interfaces. Two SFs sometimes meet and annihilate. Additional spots in the FFTs also indicate ABCBACABCBA nanotwin stacking. However, no threading dislocations are observed, consistent with nanostructure ART-SAG in the literature. 18 Above the defect-trapping region (area (e) in Figure 4(b) ), the FFT shows the FCC stacking of defectfree single-crystal zinc-blende GaAs. SAG via ART effectively suppresses SF penetration into upper regions of the nanostubs.
Our approach offers an additional benefit. As noted above, RIE creates shallow Si recesses at the bottom of each nanohole during mask patterning. The high temperature bake before growth can produce double-height atomic steps in these pits, helping to eliminate the anti-phase disorder prevalent in bulk GaAs/Si(001) heteroepitaxy. 29, 48 We calculated GaAs nanostub strain by measuring lattice parameters from the HRTEM FFTs in Figures 4(c) and 4(e) , and found the GaAs is !99% relaxed in the in-plane direction. Plan-view TEM is often used to estimate defect density inside heteroepitaxial films, but in our case the tiny surface area of the GaAs nanostubs makes this difficult. We hence used two alternative methods to statistically quantify defects. The first considers the defects in terms of cross-sectional area. In Figure 4 (f), the red dashed-dotted line marks the total cross-sectional area of a single nanostub, while the region containing SFs is bounded by a yellow square-dotted line. Analysis of the three samples in Figure 3 showed SFs and/or nanotwins occupy on average 40% of total nanostub cross-sectional area (std. dev. ¼ 17.5%). The second method counts defects propagating to the top facets. The red dotted lines in Figure 4 (g) shows the total facet perimeter, defined as the sum of the lengths of a nanostub's two top facets. The yellow square-dotted lines highlight the places where SFs intersect these facets. We define the length fraction of defects as the ratio between the length of the yellow lines to the total facet perimeter. For the same three samples, SFs constitute on average 10% of the top facet perimeter (std. dev. ¼ 8.6%), calculated from more than 10 nanostubs on each sample. We attribute these low defect densities to the necking effect that encourages SF annihilation at GaAs/SiO 2 sidewalls. 23, 24 To the origin of SFs and nanotwins, we compared areal and linear fractions of defects in nanostubs grown at 590-620 C. There was no distinct correlation between defect density and T SUB , ruling out SF/nanotwin generation due to thermal mismatch during cool down. Instead, we observed different defect densities in GaAs nanostubs grown at the same T SUB . This suggests that as the initial GaAs islands merge into a single nanostub, FCC stacking is stochastically disrupted, resulting in SF/nanotwin formation at the GaAs/Si interface. 49, 50 This is likely due to different Si surface planes created during RIE. SFs originating at GaAs/SiO 2 sidewalls are likely due to roughness generating local stress in the nanostub. Our strain/defect density calculations confirmed that more SFs resulted in increased strain relaxation.
We performed I-V measurements on heterogeneous Si/ GaAs p-n diodes, consisting of n þ -GaAs nanostubs with a range of diameters grown on p þ -Si(001) by SAG-ART ( Figure 5(b) inset, left) . We used e-beam evaporation of Ge/ Ni/Ge/Au and Al to form ohmic contacts to GaAs and Si, respectively. The SiO 2 mask insulates the top contact from the Si. Reducing nanostub diameter from 100 to 55 nm improves diode performance by reducing the distance that dislocations have to glide before termination on a sidewall. However, even though our GaAs/Si(001) nanostubs are dislocation-free, reverse leakage current ( Figure 5(b) ) is higher than was reported for a selectively grown GaAs/ Si(111) p-i-n solar cell. 38 We believe that the lower surface/ interface energies of Si(111) result in superior film quality and heterointerfaces compared to the growth on Si(001). To reduce the leakage current in future, we will use nanoholes with aspect ratios >1.4 to increase the defect-trapping efficiency. Furthermore, surface treatment and/or removal of RIE surface damage could also help improve the material quality, and hence electrical performance.
In conclusion, we have demonstrated single-crystal GaAs/Si(001) nanostubs <100 nm in diameter using an MBE-based ART technique. Despite our chosen aspect-ratio being just below the minimum value of 1.4, the GaAs is !99% strain relaxed without the threading dislocations prevalent in bulk GaAs/Si(001) heteroepitaxy. Only a few stacking faults originating from the GaAs/Si interface reach the top facets. I-V measurements on p þ -Si/n þ -GaAs diodes show the promise of this approach for future nanoscale integrated device heterostructures.
